Abstract-We describe a digitally controlled oscillator (DCO) which compensates the frequency variations for process, voltage, and temperature (PVT) variations with an accuracy of ±2.6% at 2.5 GHz. The DCO includes an 8 phase current-controlled ring oscillator, a digitally controlled current source (DCCS), a process and temperature (PT)-counteracting voltage regulator, and a bias current generator. The DCO operates at a center frequency of 2.5 GHz with a wide tuning range of 2.2 GHz to 3.0 GHz. At 2.8 GHz, the DCO achieves a phase noise of -112 dBc/Hz at 10 MHz offset. When it is implemented in an all-digital phase-locked loop (ADPLL), the ADPLL exhibits an RMS jitter of 8.9 ps and a peak to peak jitter of 77.5 ps. The proposed DCO and ADPLL are fabricated in 65 nm CMOS technology with supply voltages of 2.5 V and 1.0 V, respectively.
I. INTRODUCTION
The ring-type DCO is perhaps the most widely used element in mixed-signal applications over its LC-type counterpart, with the advantages of generating a multiphase clock with a wide frequency tuning range in a small area. Apart from its advantages, its frequency is quite sensitive to process, voltage, and temperature (PVT) variations, which limits its use in many applications. In order to ensure correct locking across all these frequency variations in all-digital phase-locked loops (ADPLLs) [1, 2] , the DCOs are designed with an extremely wide tuning range which leads to decrease in DCO frequency resolution. This decrease in resolution causes high quantization noise, which is one of the main noise sources of an ADPLL. Also, the loop stability and bandwidth of the ADPLL are strongly dependent on the DCO gain which varies widely due to PVT variations. Therefore, a PVT-tolerant DCO with high frequency resolution is essential to achieve better performance.
The ring-type DCOs with a digitally controlled resistor (DCR) were proposed for high-frequency resolution applications with a wide frequency tuning range [3, 4] . However, their phase noise deteriorates at low supply voltages, due to the voltage drop in their DCR in the main current path of the oscillation. Also, the DCR implemented with on-chip resistors is quite sensitive to PVT variations, which results in a wide DCO resolution variation.
A lot of effort has already been put into overcoming the oscillator frequency PVT variations. The recent oscillator designs [5, 6, 9] which were aimed at compensating these variations while saving area without using bandgap reference (BGR) or regulator are able to compensate partially across all PVT variations. In the design of 130-MHz ring oscillator [5] , the effect of PVT variations is reduced by a temperature and process compensation circuit and a replica feedback bias circuit.
This achieved a frequency variation of ±11.52% across all PVT corners. A compensation technique shown in [6] uses an addition-based current source to supply the bias current to the oscillator. But this design does not offer supply compensation, and the accurate generation of its gate bias voltage is quite challenging without using a BGR. The oscillator in [9] which operates at high frequency is able to compensate only process and temperature variations, and also reported that its process variations are over compensated by aiming to achieve better supply compensation. Also, it is expected that there would be a trade off with temperature variations while only achieving process and supply variations which leads to increase in the temperature variations. To achieve accurate frequency compensation for all these PVT variations, the oscillators [7, 8] incorporated a BGR or a regulator. However, these oscillators are able to provide only a moderate compensation of ±5% for process and temperature variations. In one of the oscillators [8] compensation circuit composed of a constant-gm bias circuit and a regulator consumes no small current of 2.6 mA. Also, the frequency variation of these oscillators [5] [6] [7] [8] is expected to increase at higher operating frequencies [10] .
To overcome such limitations, we present a PVTcompensated high resolution DCO with a PVTinsensitive digitally controlled current source (DCCS) and a process and temperature (PT)-counteracting voltage regulator. The DCCS provides a digitally controlled current which is insensitive to PVT variations using a PVT-insensitive bias current generator with a BGR. The PT-counteracting regulator provides to the ring oscillator the supply voltage which is varied to counteract to the effect of process and temperature variations while providing supply and load regulation.
The rest of this paper is organized as follows. Section II describes our proposed DCO approach and its implementation in ADPLL. In Section III, we present measurement results from the prototype, and we summarize the paper with conclusions in Section IV. Fig. 1 shows the block diagram of the proposed PVTcompensated DCO, which consists of an eight-phase current-controlled ring oscillator, a DCCS, a bias current generator, and a PT-counteracting voltage regulator. The DCCS generates PVT-insensitive digitally controlled integral-and proportional-path currents, I DCCS,INT and I DCCS,PROP , set by the integral-path frequency control code word (FCW) and the proportional-path FCW, respectively. Its PVT-insensitive reference bias current, I BIAS,DCCS , is generated by the bias current generator. The PT-counteracting voltage regulator generates a variable supply voltage, V SUPPLY , in response to PVT variations using the PVT-insensitive bias current, I BIAS,REG , of the bias current generator and the negative-to-absolute temperature (NTAT) current, I NTAT,REG , of the BGR. I NTAT,REG current from its BGR to the regulator. A stable external resistor is used in this bias current generator as a reference. Current mirroring is used to distribute bias currents for various sub-blocks in the chip.
II. PROPOSED DIGITALLY CONTROLLED OSCILLATOR

Bias Current Generator
The BGR used in the bias current generator consists of a special current-summing method that reduces the output sensitivity to the operational amplifiers offset voltages of the operational amplifiers as shown in Fig.  3(a) . The BGR circuit has two loops: a proportional-toabsolute temperature (PTAT) loop generates a variable current with a positive temperature coefficient (TC), and an NTAT loop which generates a current with a negative TC. In the PTAT loop, the voltage difference between the inputs of diodes D 1 and D N is d Vf , which is proportional to the product of the thermal voltage V T and ln(N), where N represents the ratio of the junction areas of the two diodes. The PTAT current I 1 has a positive TC, since the thermal voltage V T is proportional to the absolute temperature. In the NTAT loop, the forward bias voltage V f1 of D 1 changes in the opposite direction to the temperature variation, so the current I 2 will have a negative TC. The summing of these two currents by choosing appropriate values for the resistors (R 1 , R 2 , and R 3 ), we generate a zero TC reference voltage, V REF,BGR . The operational amplifiers bias voltage, V BIAS , is generated using a diode-connected PMOS transistor and a resistor. The two operational amplifiers used in the BGR have systematic and random offset voltages, leading to current errors in their outputs. We partially overcome this by taking advantage of the offset-matching characteristic of these operational amplifiers. The errors in the output currents cancel each other if the systematic offsets of these two operational amplifiers are made to oppose each other by connecting the outputs of the differential pairs directly in one operational amplifier, and making a cross connection in the other, as shown in Fig. 3(b) . The output errors due to the matching offsets, V OS1 and V OS2 , will then cancel each other, as expressed by the following expression for V REF,BGR :
Digitally Controlled Current Source
The proposed DCCS is implemented with integral-and proportional-path tuning circuits, as shown in Fig. 4 . Its integral-path tuning is implemented with 1024 PMOS unit current sources rather than the unit resistors of [3, 4] . All these unit cells are identical and connected in an array, but they are arranged with even-and odd-numbered cells. The 10-bit integral-path FCW is converted into row and column thermometer codes to control the segmented array of current sources. Progression of an example integral-path FCW is discussed in [3] and shows how to avoid glitches with the thermometer code when FCW is incremented or decremented by one. The unit cell current source is composed of two current source PMOS transistors, M 1 and M 2 , and a digital logic implemented with an or-and-invert (OAI) gate. All the transistors of the bias circuit as well as the unit cell transistors, M 1 and M 2 , operate in saturation. All these unit cells generate a PVT-insensitive current over all PVT variations, since they are mirrored by the PVT-insensitive bias current, I BIAS,DCCS , via Pcs and Pcas. The DCCS produces a PVTinsensitive integral-path current, I DCCS,INT , with FCW by adding all these unit-cell currents together. The DCCS proportional-path tuning is composed of twelve PMOS unit current sources in a linear array and a digital logic, unlike the capacitors at the delay cell output of [4] . Its PMOS unit current source is similar to the design of the DCCS integral tuning PMOS unit cell. The proportional-path tuning circuit is enabled by the En signal and its change in current polarity is determined by the Up and Dn signals. These unit cell currents are added together to generate a DCCS proportional-path tuning current, I DCCS,PROP . The tuning circuit is used for adaptive proportional gain control of the ADPLL, using 5 bits of the proportional coefficient to reduce the ADPLL jitter [4] .
Ring oscillator
The ring oscillator is composed of four identical differential delay cells, as shown in Therefore, the frequency of the ring oscillator varies proportional to its DCCS tuning current. The frequency of an N-stage ring oscillator, F OSC , is expressed primarily as , ,
where N is the number of delay cells, C L is the load capacitance of the delay cell, V SWING is the rail-to-rail voltage swing of the oscillation, α and β are the integral and proportional current ratio of the oscillator and the DCCS, respectively. From (2), we see that the oscillation frequency is primarily determined by the PVT-insensitive DCCS integral-and proportional-path tuning currents and the oscillator voltage swing, V SWING , which is same as V SUPPLY . However, the PVT-insensitive DCCS current with a constant V SUPPLY alone cannot achieve the frequency compensation fully for PVT variations, since various other factors such as variations in transistor threshold voltage, mobility, channel length, width, gate oxide capacitance, and load capacitance due to process and temperature variations can have secondary effects on the oscillation [6] [7] [8] [9] [10] [11] . To compensate these secondary variations further, the oscillator supply voltage, V SUPPLY , must be varied instead of just regulating the output voltage at a constant value.
PT-counteracting Voltage Regulator
In our voltage regulator, we have adapted a regulator which compensates the oscillator process and temperature variations [8] to generate V SUPPLY which reflects PT variations to counter-act the effect of the PT variation of the ring oscillator due to secondary effects. As shown in Fig. 6 , it consists of a PT-sensing block with diode-connected NMOS and PMOS transistors, M N and M P , an error op-amp, a PMOS pass transistor M 9 , and feedback resistors R 1 and R 2 .
The PT-counteracting voltage regulator uses the PVTinsensitive bias current, I BIAS,REG , from the proposed bias current generator instead of using a separate constant-g m bias circuit current [8] . This approach also helps to overcome the power overhead of constant-g m bias circuit. The PT-sensing block generates a process and temperature-dependent voltage, V S , from I BIAS,REG , from which the regulator generates a supply voltage which reflects PT changes. Here, the transistors M N and M P are the replica of ring oscillator delay cell transistors. The sense output V S is expressed as , , ,
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The NTAT current, I NTAT,REG , from the BGR, having a negative temperature coefficient, is used to compensate the V SUPPLY dependency with temperature variations. The feedback node voltage, V F , is expressed as
Thus, the output voltage of regulator is expressed as
From (5), the generated V SUPPLY is a function of V S and I NTAT,REG and it can be adjusted by properly selecting the resistances R 1 and R 2 .
Under process variations, for example, when the circuit is in FF 1 process corner, the node voltage V S decreases, since the mobilities, µ N and µ P , increase and the threshold voltages, V TH,N and V TH,P , decrease [9] .
Hence, from (5), the V SUPPLY decreases causing the ring oscillator to slow down. Basic assumption is that the voltage across the diode-connected pair flowing the constant current tracks the voltage required to yield a constant delay time. Hence, with SS process corner, V SUPPLY will increase to speed up the delay time of the cell. However, under skewed process corners such as FS and SF corner, the delay tends to be determined by the sum of variations and therefore its effect is equivalent to TT process corner. Under supply voltage variation, V S does not change since the PT-sensing block is supplied by the PVT-insensitive bias current. 1 The process corner 'XY' refers to 'NMOS: X and PMOS: Y', with X and Y replaced by either of F=fast, S=slow, and T=typical. When the temperature increases, the threshold voltages and the mobilities of M P and M N transistors decrease [11] . Since the decrease in threshold voltages dominate the decrease in mobilities unless the currents flowing through those transistors are much larger than their zero temperature coefficient (ZTC) currents [11] , V SUPPLY decreases along with V S . At the same time, the decrease in I NTAT,REG due to the negative temperature coefficient helps to increase the V SUPPLY . Hence, combined effect of V SUPPLY can be made to increase slightly in order for the ring oscillator to speed up with the overall effect of constant oscillation frequency.
The second column in Table 1 shows the simulation results of the required supply voltages for the oscillator to generate an oscillation frequency of 2.5 GHz under process and temperature variations shown in the first column. The numbers in the fourth column indicates the generated V SUPPLY by the PT-counteracting regulator which would ideally be identical to the numbers in the second column under the same PT conditions. R 1 (190 kΩ), R 2 (156 kΩ) and I NTAT,REG (4.3 µA) are selected to give the minimum errors over all process and temperature corners as well as all DCCS FCWs. In our design, V SUPPLY is also used as DCCS supply voltage to track PVT variations more closely. The simulation results of our overall DCO frequency variations from its typical PVT corner (TT, 40°C, 2.5 V) across all FCWs with the frequency range of 2.2 GHz to 2.9 GHz are shown in Fig.  7 . The DCO frequency variation is 3.8% to -3.0% at 2.2 GHz, 1.5% to -2.8% at 2.5GHz, and 3.6% to -5.5% at 2.9 GHz.
DCO Implementation in ADPLL
The block diagram of an ADPLL is shown in Fig. 8 which consists of a phase-frequency-detecting time-todigital converter (PFD-TDC) [12] , a second-order synthesizable digital loop filter (DLF), an 8-bit firstorder delta-sigma modulator (DSM) for DCO, a DCO, a divider for the DLF, and a feedback divider. The ADPLL uses a reference clock, Refclk, of 40-MHz frequency. The PFD-TDC compares the arrival time of the Refclk edge with that of divided DCO clock, Divclk, edge, and generates Up, Dn signals, and also a thermometer code, Thermo. The DLF is used to filter the phase noise, and the resulting values are fed into the DSM to dither the output clock of the DCO with its generated FCW to improve the frequency resolution. The output frequency of the DCO is divided by a feedback divider having a dividing factor of N to generate Divclk. A second-order DSM is used to randomize the dividing factor of the feedback divider through its digital divider controller.
III. MEASUREMENT RESULTS
The proposed DCO is implemented in a fractional-N ADPLL to verify its applicability to enhance the ADPLL performance. The ADPLL with the proposed DCO has been fabricated using 65 nm CMOS technology and its die photomicrograph is shown in Fig. 9 . Excluding BGR, the DCO occupies 0.074 mm 2 . The area consumed by the BGR is excluded since it is a common block shared with other blocks. Fig. 10 is a plot of measured DCO frequency gain curve for four sample devices at room temperature with 2.5 V supply voltage. The frequency variation at the minimum frequency of 2.24 GHz is ±1.69% and that at the maximum frequency of 3.07 GHz is ±1.00%. At 2.5 GHz, the measured frequency variation at room temperature is ±1.4% which is in good agreement with the simulated process variation of +0.58% to -1.70%. Therefore, the accurate PVT-insensitive current of DCCS and the additional process compensation by the PTcounteracting voltage regulator achieve good frequency compensation across all process variations. The DCO operates with the tuning range of 0.83 GHz and with an average resolution of 0.81 MHz. The resolution varies between 0.59 MHz and 1.08 MHz because, although the DCCS tuning current is linear with the control code, the DCO frequency is nonlinear. For better linearity, the size of the DCCS unit cells can be varied [4] .
The measured DCO frequency variations at room temperature for Device 1 against the supply voltage variation are shown in Fig. 11 . For the supply voltage variation from 2.0 V to 3.0 V, the measured frequency varies by ±0.13% at 2.5 GHz which is quite small as the PT-counteracting voltage regulator provides a constant supply voltage across supply variations to both the DCCS, which is itself supply insensitive, and the ring oscillator. Fig. 12 shows that the measured DCO frequency varies by ±1.08% at 2.5 GHz for temperatures from -30°C to 110°C. The measured DCO frequency variation for temperatures from -30°C to 110°C is in good agreement with the simulation result of +1.71% to -0.92% at the TT process corner. Therefore, the DCCS PVT-insensitive current achieves better temperature compensation. Moreover, its small frequency undercompensation is compensated by the slight increase in the supply voltage of the PT-counteracting voltage regulator as the temperature increases. The temperature variations of the DCO frequency were measured at intervals of 10°C, using a temperature chamber. As shown in Fig. 13(a) , the DCO has a phase noise of -112 dBc/Hz at 10 MHz frequency offset with the operating frequency of 2.8 GHz. The DCO frequency and the phase noise were measured at the divider output due to limited number of package pins, having a dividing factor of 62.5. At its locking condition, the ADPLL with the bandwidth of 1.3 MHz exhibits an RMS jitter of 8.9 ps and a peak-to-peak jitter of 77.5 ps as shown in Fig. 13(b) .
The DCO consumes a current varying from 2.3mA at 2.24 GHz to 3.1 mA at 3.07 GHz. The buffer used in this oscillator consumes 1.2 mA to drive the ADPLL blocks with a 50% duty cycle. The bias current generator including BGR and the regulator circuits consume less than 280 µA and 28 µA, respectively, across all PVT corners. Table 2 compares this DCO with other PVT compensation oscillator designs [5] [6] [7] [8] . It is observed that the proposed DCO has lower phase noise than the other PT or PVT-compensated oscillators, and also it has a wide tuning range whereas the others have no tuning range [5] [6] [7] or only a moderate tuning range [9] . Also, it operates at a high operating frequency while generating eight multiphase clock signals. The current consumption of this DCO is relatively higher than the other oscillators except [8] due to its high frequency of operation and a wide tuning range. Overall, the proposed DCO achieved the lowest frequency variation of ±2.6% at 2.5 GHz for a wide range of PVT variations among the oscillators which are able to achieve only a moderate frequency compensation across either PVT or only PT variations.
V. CONCLUSIONS
We present a 2.5 GHz digitally controlled oscillator with a PVT-insensitive DCCS, PT-counteracting voltage regulator and bias current generator for offering a PVTinvariant and predictable oscillation frequency with low variations. It reduces the frequency variations down to ±2.6% at 2.5 GHz across all PVT corners. The oscillator control current is generated by the DCCS PVTinsensitive tuning current using bias current generator with BGR to compensate PVT variations and its variable supply voltage is generated by the PT-counteracting voltage regulator to counter act the process and temperature variations further. The ADPLL with the proposed DCO has been fabricated using a CMOS 65nm technology. The 10-bit DCO has a wide tuning range of 2.24 GHz to 3.07 GHz with a high resolution of 0.81 MHz and with an 8-bit DSM of 3.1 kHz, while consuming between 2.3 mA and 3.1 mA. It exhibits a phase noise performance of -112 dBc/Hz at a 10 MHz offset, and the ADPLL has an RMS jitter of 8.9 ps. 
